1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
|
/*
* Copyright (c) 2025 Ian Marco Moffett and L5 engineers
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the project nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/types.h>
#include <sys/param.h>
#include <sys/cdefs.h>
#include <sys/queue.h>
#include <sys/panic.h>
#include <sys/syslog.h>
#include <os/kalloc.h>
#include <io/pci/pci.h>
#include <io/pci/cam.h>
#include <string.h>
#if defined(__PCI_MAX_BUS)
#define PCI_MAX_BUS __PCI_MAX_BUS
#if PCI_MAX_BUS > 256
#error "PCI_MAX_BUS must be <= 256"
#endif /* PCI_MAX_BUS */
#else
#define PCI_MAX_BUS 1
#endif /* __PCI_MAX_BUS */
static TAILQ_HEAD(, pci_device) devlist;
static struct cam_hook cam;
/*
* Attempt to register a PCI device and bail
* if it doesn't exist on the bus.
*/
static void
pci_register_dev(struct pci_device *dev)
{
struct pci_device *devp;
pcireg_t vend_dev;
uint16_t device_id;
uint16_t vendor_id;
if (dev == NULL) {
return;
}
/* Get the vendor and device ID */
vend_dev = pci_readl(dev, PCIREG_VENDOR_ID);
vendor_id = vend_dev & 0xFFFF;
device_id = (vend_dev >> 16) & 0xFFFF;
/* Does this device exist? */
if (vendor_id == 0xFFFF) {
return;
}
dev->vendor = vendor_id;
dev->device = device_id;
/*
* Log out the BDF notation as well as vendor,
* and logical slot ID.
*
* XXX: The device and vendor id are in the format of
* "[V:D]" where 'V' is the vendor ID and 'D' is the
* device ID.
*/
printf(
"bridge: device [%x:%x] @ pci <%x.%x.%x>\n",
dev->device, dev->vendor,
dev->bus, dev->slot,
dev->func
);
/* Allocate a seperate one to queue */
devp = kalloc(sizeof(*devp));
if (devp == NULL) {
printf("pci_register_dev: failed to alloc devp\n");
return;
}
/* Queue a copy */
memcpy(devp, dev, sizeof(*devp));
TAILQ_INSERT_TAIL(&devlist, devp, link);
}
/*
* Enumerate a specifc bus of its devices
*
* @bus: Bus to enumerate
*/
static void
pci_enum_bus(uint16_t bus)
{
pcireg_t reg;
struct pci_device dev;
if (bus > 256) {
printf("pci_enum_bus: bad bus number %x\n", bus);
return;
}
dev.bus = bus;
for (int slot = 0; slot < 32; ++slot) {
dev.slot = slot;
dev.func = 0;
reg = pci_readl(&dev, PCIREG_HDRTYPE);
/*
* Section 6.2.1 of the PCI spec states that some
* devices may only implement a single function.
* We can check this with bit 7 of the header type
* register. If we read a 1, it is a multifunction
* device.
*/
if (!ISSET(reg, BIT(7))) {
pci_register_dev(&dev);
continue;
}
for (uint8_t func = 0; func < 8; ++func) {
pci_register_dev(&dev);
++dev.func;
}
}
}
/*
* Read from a specific register
*/
pcireg_t
pci_readl(struct pci_device *dp, pcireg_t reg)
{
if (dp == NULL) {
return 0;
}
return cam.cam_readl(dp, reg);
}
/*
* Write to a specific register
*/
void
pci_writel(struct pci_device *dp, pcireg_t reg, uint32_t v)
{
if (dp == NULL) {
return;
}
return cam.cam_writel(dp, reg, v);
}
void
pci_init_bus(void)
{
struct pci_device *dp;
int error;
error = pci_cam_init(&cam);
if (error < 0) {
printf("pci_init_bus: pci_cam_init() returned %d\n", error);
panic("pci_init_bus: failed to init CAM\n");
}
printf("pci: enumerating %d buses\n", PCI_MAX_BUS);
TAILQ_INIT(&devlist);
for (int i = 0; i < PCI_MAX_BUS; ++i) {
pci_enum_bus(i);
}
printf("bridge: detected %d devices\n", devlist.nelem);
}
|
