1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
/*
* Copyright (c) 2023-2024 Ian Marco Moffett and the Osmora Team.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of Hyra nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _PCI_PCIREGS_H_
#define _PCI_PCIREGS_H_
#include <sys/param.h>
#define PCIREG_VENDOR_ID 0x00 /* 16 bits */
#define PCIREG_DEVICE_ID 0x02 /* 16 bits */
#define PCIREG_CLASSREV 0x08 /* 32 bits */
#define PCIREG_BAR0 0x10 /* 32 bits */
#define PCIREG_BAR1 0x14 /* 32 bits */
#define PCIREG_BAR2 0x18 /* 32 bits */
#define PCIREG_BAR3 0x1C /* 32 bits */
#define PCIREG_BAR4 0x20 /* 32 bits */
#define PCIREG_BAR5 0x24 /* 32 bits */
#define PCIREG_IRQLINE 0x3C /* 8 bits */
#define PCIREG_CAPPTR 0x34 /* 8 bits */
#define PCIREG_CMDSTATUS 0x04 /* command (15:0), status (31:16) */
/* Macros to extract PCIREG_CLASSREV bits */
#define PCIREG_CLASS(CLASSREV) (CLASSREV >> 24)
#define PCIREG_SUBCLASS(CLASSREV) ((CLASSREV >> 16) & 0xFF)
#define PCIREG_REVID(CLASSREV) (CLASSREV & 0xFF)
#define PCIREG_PROGIF(CLASSREV) ((CLASSREV >> 8) & 0xFF)
/* Macros to extract PCIREG_CMDSTATUS bits */
#define PCIREG_COMMAND(CMDSTATUS) (CMDSTATUS & 0xFFFF)
#define PCIREG_STATUS(CMDSTATUS) (CMDSTATUS >> 16)
/* PCI command register bits */
#define PCI_IO_SPACE BIT(0) /* Respond to I/O space accesses */
#define PCI_MEM_SPACE BIT(1) /* Respond to mem space accesses */
#define PCI_BUS_MASTERING BIT(2) /* Enable bus mastering */
#define PCI_INT_DISABLE BIT(10) /* Interrupt disable */
/* PCI status register bits */
#define PCI_STATUS_CAPLIST BIT(4)
#define PCI_STATUS_66MHZ BIT(5)
/* Capability IDs */
#define PCI_CAP_MSI 0x05
#define PCI_CAP_MSIX 0x11
#endif /* _PCI_PCIREGS_H_ */
|
