diff options
author | nishi <nishi@vegaa.systems> | 2023-07-07 23:40:27 +0000 |
---|---|---|
committer | nishi <nishi@vegaa.systems> | 2023-07-07 23:40:27 +0000 |
commit | d963772c6633a0610898aaba2ae90d461e8f2de8 (patch) | |
tree | 64d9e0a7b09b205d5f42011aa2bfe88e321f706d /sys/include/arch/amd64/trap.h |
should be working, should be
git-svn-id: https://svn.vegaa.systems/svn/vega-Vega/trunk@7 a8a8aea2-181d-ee11-89e8-15fd0e089fc4
Diffstat (limited to 'sys/include/arch/amd64/trap.h')
-rw-r--r-- | sys/include/arch/amd64/trap.h | 78 |
1 files changed, 78 insertions, 0 deletions
diff --git a/sys/include/arch/amd64/trap.h b/sys/include/arch/amd64/trap.h new file mode 100644 index 0000000..e72ae11 --- /dev/null +++ b/sys/include/arch/amd64/trap.h @@ -0,0 +1,78 @@ +/* + * Copyright (c) 2023 Ian Marco Moffett and the VegaOS team. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * 3. Neither the name of VegaOS nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + */ + +/* $Id$ */ + +#ifndef _AMD64_TRAP_H_ +#define _AMD64_TRAP_H_ + +#if !defined(__ASSEMBLER__) +#include <sys/types.h> +#include <machine/frame.h> +#endif /* !defined(__ASSEMBLER__) */ + +#define TRAP_BREAKPOINT 0 /* Breakpoint */ +#define TRAP_ARITH_ERR 1 /* Arithmetic error (e.g division by 0) */ +#define TRAP_OVERFLOW 2 /* Overflow */ +#define TRAP_BOUND_RANGE 3 /* BOUND range exceeded */ +#define TRAP_INVLOP 4 /* Invalid opcode */ +#define TRAP_DOUBLE_FAULT 5 /* Double fault */ +#define TRAP_INVLTSS 6 /* Invalid TSS */ +#define TRAP_SEGNP 7 /* Segment not present */ +#define TRAP_PROTFLT 8 /* General protection */ +#define TRAP_PAGEFLT 9 /* Page fault */ +#define TRAP_NMI 10 /* Non-maskable interrupt */ + +/* Trap is coming from user mode */ +#define TRAP_USER 0x100 + +#if !defined(__ASSEMBLER__) +typedef void(*ftrap_handler_t)(void); + +void breakpoint_handler(void *sf); +void arith_err(void *sf); +void overflow(void *sf); +void bound_range(void *sf); +void invl_op(void *sf); +void double_fault(void *sf); +void invl_tss(void *sf); +void segnp(void *sf); +void general_prot(void *sf); +void page_fault(void *sf); +void nmi(void *sf); +void register_ftrap_handler(ftrap_handler_t handler); +void trap_handler(struct trapframe *tf); +#else +.macro handle_trap + mov %rsp, %rdi + call trap_handler +.endm +#endif /* !defined(__ASSEMBLER__) */ + +#endif /* !_AMD64_TRAP_H_ */ |